Introduction
There exists growing need for nonvolatile memories with fast speed and excellent endurance with the rapid development of information society. As the mainstream in nonvolatile memory market today, flash memory, however, has many demerits such as long write/erase time, low endurance, high programming energy, high voltage and limited scalability by tunnel oxide. [1] Phase-change memory (PCM) is very promising as a candidate for next-generation nonvolatile memories. The principle of PCM is on the basis of the ability of chalcogenides to be reversibly structure transformed between the highly resistive amorphous and lowly resistive crystalline phases. [1] [2] [3] It has many merits such as excellent endurance, non-destructive read, direct overwrite, low programming energy, huge read dynamic range, fast speed, high performance, good complementary metal-oxidesemiconductor (CMOS) logic compatibility, multi-state storage and so on. [1] As discussed by S. Lai, one of the biggest obstacles for production of PCM is its high RESET current, for instance, typically higher than 1 mA based on 180 nm lithography. [1, 3] Solutions to such a problem mainly include selection or change of chalcogenides based on material properties and structure optimization. H. Horii proposed a µ-trench architecture to reduce the RESET current. [6] Like conventional vertical normal bottom contact (NBC) PCM cell, these structures also have a resistive heater of a high resistivity, which results in the requirement for high power consumption for phase change. Here, we will report a lateral PCM cell without a resistive heater and demonstrate low power required for switching. High energy efficiency in such a cell is available in that the reversible phase change is attributed not mainly to the heat transfer from the resistive heater but mainly to self Joule heating of chalcogenide GST channel.
Experimental
The cross-sectional diagram of the fabricated lateral PCM device is schematically shown in Fig. 1 . Such a device structure is adopted to investigate both phase change and field effect of chalcogenides. Only the former was studied at present and is reported here. SiN and SiO 2 under TiN electrodes are used for thermal isolation. The 200-nm-thick GST layer was deposited using a radio frequency sputtering equipment (MNS-3000-RF, ULVAC, Inc.) at a background pressure below 5×10 -5 Pa and a sputtering pressure of 0.2 Pa. The deposition rate of GST material was approximately 0.448 nm/s. [7] A 300-nm-thick capping layer of ZnS-SiO 2 was finally deposited to protect the GST channel from oxidation, thermal dissipation and mechanical damage. The top-view scanning electron microscopy (SEM) image of a device is shown in Fig. 2 . Specially, there is a confined GST channel connected by two wide TiN electrodes with a low resistivity in our lateral structure.
Current-voltage (I-V) characteristics of the device samples were measured by semiconductor parameter analyzer (4155B: Agilent Technologies, Ltd.). A waveform generator (Model 2571: Tabor Electronics Ltd.) was adopted to apply single pulses to devices.
Results and Discussion
Experiments for SET and RESET operations were performed in our lateral PCM cells at first. As is well known, a low-resistance (LR) SET state would be obtained due to crystallization of chalcogenide by the application of a long and medium electrical SET pulse. On the other hand, a short and high electrical RESET pulse could induce a high-resistance (HR) RESET state due to amorphization of chalcogenide. [7] [8] [9] [10] [11] Pulse widths of 50 ns and 20 ns were used for SET and RESET operations in our experiments, respectively. Figure 3 (a) shows the typical experimental results for SET operation. The measurement began with a virgin as-deposited RESET state. Pulses with increasing pulse amplitudes were applied to a lateral device with a channel width W C of 0.8 µm and a channel length L C of 0.4 µm. Resistance was read at a low voltage after each of pulse application. The resistance of the as-deposited state device is approximately 6×10
7 Ω. However, the resistance was markedly decreased by approximately three orders of magnitude to 8×10
4 Ω after a pulse of 2 V was applied. The voltage pulse of 2 V here corresponds to approximately 40 nA in current value. Figure 3(b) shows the typical experimental results for RESET operation. The measurement began with the above performed RESET state. Pulses with increasing pulse amplitudes were applied to the above device. Resistance was also read after each of pulse application. The resistance was markedly increased after a pulse of 0.8 V was applied. The voltage pulse of 0.8 V here corresponds to approximately 10 µA.
A typical reversible switching between high-and low-resistance states is shown in Fig. 4 using a device sample with a channel width of 0.4 µm and a channel length of 0.4 µm. The device sample was annealed at 195°C for 2 min at first. A face-centered-cubic crystal structure would have been obtained in the chalcogenide GST film according to our experimental results. [7] [8] Device resistance correspondingly dropped approximately 4 orders of magnitude due to crystallization induced by isothermal annealing. Voltage pulse amplitudes as well as currents estimated on the basis of resistance and voltage of the applied pulses are shown for each of switching between low and high resistance states. As we can see, the SET and RESET currents for switching operation could be as low as 30-40 nA and 5-20 µA, respectively. Operation currents and powers in the lateral structure could be one or two orders of magnitude lower than those of reported conventional PCM. The power for SET and RESET operations is as low as approximately 0.3 and 3 µW, respectively. And it should be noted that the fast speed remained at such low operation currents and power consumptions.
Summary
We investigated a lateral PCM cell structure with a confined GST channel connected by two wide TiN electrodes of a relatively low resistivity. The RESET current and power consumption of the lateral cell are one or two orders lower than those of conventional bottom contact PCM cell with a resistive heater, which results from high energy efficiency of utilization in heat generated by Joule heating in our lateral cell structure. Furthermore, the write/erase speed could be as fast as reported conventional vertical cell. 
